ATTORNEY DOCKET NO. 10991989-1

IN THE

#### UNITED STATES PATENT AND TRADEMARK OFFICE

ls): Welch, et al. Serial No.: 09/491,900

Examiner: Nguyen, Dilinh P.

Filing Date: 01/27/00

Group Art Unit: 2814

Title:

Method of Integrated Circuit Construction with Port Alignment and Timing Signal Buffering within a Common Area

COMMISSIONER FOR PATENTS Washington, D.C. 20231

### TRANSMITTAL LETTER FOR RESPONSE/AMENDMENT

RECEIVED

RECHNOLOGY CE: ITER 280 de application:

(1) Petition to extend time de respond Transmitted herewith is/are the following in the above-identified application: (X) Response/Amendment ( ) New fee as calculated below ( ) Supplemental Declaration

(X) No additional fee (Address envelope to "Box Non-Fee Amendments")

(1) FOR	(2) CLAIMS REMAINING AFTER AMENDMENT	(3) NUMBER EXTRA	NUMBER HIGHEST NUMBER		(5) PRESENT EXTRA		(6) RATE		(7) ADDITI <b>O</b> NA FEES	
TOTAL CLAIMS			MINUS		=	0	х	\$18	\$	0
INDEP. CLAIMS	3	MINUS		3	=	0	× \$84	\$	0	
[ ] FIRS	ST PRESENTATION OF A	A MULTIPLE	DEPENDENT	CLAIM			+	\$280	\$	(
EXTENSION FEE	1ST MONTH \$110.00		MONTH 3RD MON 00.00 \$920.00		1		H MONTH		\$	(
						0	THER	FEES	\$	
			TOTAL A	DDITIONAL FE	E FOR 1	THIS A	MEND	MENT	\$	

Charge \$ 0 to Deposit Account 50-1078. At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account 50-1078 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 50-1078 under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this sheet is enclosed.

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit: October 10, 2002

Respectfully submitted.

Welch, et al

M. Paul Qualey.

Attorney/Agent for Applicant(s)

Reg. No. 43,024





## PATENT

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application of:

Welch et al.

Serial No.: 09/491,900

Filed: January 27, 2000

For: Method Of Integrated Circuit Construction With Port Alignment And Timing Signal

**Buffering Within A Common Area** 

6. Story

p Art Unit:
xaminer: Nguyen, Dr.
Docket No. 109919891ECHROLOGY CENTER 2800

## RESPONSE TO OFFICE ACTION

Commissioner for Patents Washington, D.C. 20231

Sir:

The nonfinal Office Action mailed July 31, 2002 (Paper No. 14) has been carefully considered. In response thereto, please consider the following remarks.

# AUTHORIZATION TO DEBIT ACCOUNT

It is not believed that extensions of time or fees for net addition of claims are required, beyond those which may otherwise be provided for in documents accompanying this paper. However, in the event that additional extensions of time are necessary to allow consideration of this paper, such extensions are hereby petitioned under 37 C.F.R. § 1.136(a), and any fees required therefor (including fees for net addition of claims) are hereby authorized to be charged to Agilent Technologies, Inc.'s deposit account no. 50-1078.